Part Number Hot Search : 
A5800647 F130421 5236QSCX 2SK1317 PITE1 MMBT29 TQP9218 MG10A
Product Description
Full Text Search
 

To Download DM9103EP Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  DM9103EP product brief three port ethernet switch controller with pci interface jan. 2007 rev.1.0 the dm9103 is a fully integrated, high performance, and cost-effective fast ethernet switch controller with one general pci bus interface, two ports 10/ 100mbps phy, and one port mii or rmii interface. each port of the dm9103 provides four priority transmit queues, that can be defined by port-based, 802.1p vlan, or ip packet tos field automatically, to fit the various bandwidth and latency requirement of data, voice, and video applications. each port also supports ingress and/or egress rate control to provide proper bandwidth. and up to 16 groups of 802.1q vlan with tag/un-tag functions are supported to provide e fficient packet forwarding. the integrated two ports phy are compliant with i eee 802.3u standards. th e mii interface provides the flexibility to connect ethernet phy, and it can be configured as revers ed mii interface for soc with mii interface. an alte rnative interface, the rmii interface, is also provided to connect the lower pin count ethernet phy or soc with rmii interface block diagram 10/100m mac port 1 mdi/mdix mii / rmii switch controller control registers mib counters eeprom interface embedded memory memory bist memory management processor interface host mac switch engine eeprom switch fabric pci bus mac mac 10/100m 10/100m mdi/mdix port 0 port 2 10/100m 10/100m phy phy
specifications ? ethernet switch with two 10/100mb phy, one mii/rmii, and pci bus interface ? support reverse-mii ? pci bus master architecture ? eeprom interface for power up configurations ? support tcp/udp/ipv4 checksum offload ? support hp auto-mdix ? support ieee 802.3x flow cont rol in full-duplex mode ? support back pressure flow control in half-duplex mode ? per port support 4 priority queues by port -based, 802.1p qos, and ip tos priority ? support 802.1q vlan up-to 16 vlan group ? support vlan id tag/un-tag options ? per port support bandwidth, ingr ess and egress rate control ? support broadcast storming filter function ? support store and forward switching approach ? support up-to 1k uni-cast mac addresses ? automatic aging scheme ? support mib counters for diagnostic ? 128-pin lqfp 1.8v internal core, 3.3v i/o with 5v tolerant application ? voip cpe (ata, ip phone) ? ip stb ? industrial control ordering information part number pin count package DM9103EP 128 lqfp (pb-free) davicom semiconductor, inc. no.6, li-hsin rd.vi, science pa rk, hsin-chu, taiwan, r.o.c. tel: 886-3-5798797 fax: 886-3-5646929 e-mail: sales@davicom.com.tw


▲Up To Search▲   

 
Price & Availability of DM9103EP

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X